



EP6069 Single Output 24V / 30A Synchronous Buck Regulator


Features

- Wide input voltage range: 4.5V to 24V
- 30A continuous output current
- Output voltage adjustable down to 0.6V (±1.0%)
- Low R_{DS(ON)} internal NFETs
 - 3mΩ high-side
 - 0.9mΩ low-side
- Constant On-Time with input feed-forward
- Programmable on-time up to 2.6µs and down to 80ns
- Programmable switching frequency range: 32kHz to 1MHz (for 12V_{IN} to 1V_{OUT})
- Selectable PFM or forced PWM light load operation
- Ceramic capacitor stable
- Adjustable soft start
- Power Good output
- Integrated bootstrap diode
- Cycle-by-cycle current limit
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 5mm x 5mm QFN-28L package
- ٠

Applications

- Compact PCs and gaming systems
- Set-top boxes and LCD TVs
- Server and storage systems
- Datacom and networking
- Embedded computing
- Point-of load DC/DC converters

Typical Application



Description

The EP6069 is a high-efficiency, easy-to-use DC/DC synchronous buck regulator that operates over a wide 4.5V to 24V input voltage range. The device is capable of supplying 30A of continuous output current with an output voltage adjustable down to $0.6V (\pm 1.0\%)$.

A proprietary constant on-time PWM control with input feedforward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range. A low 80ns minimum on-time enables very low output voltages at ultra-high operating frequencies.


Integrated AC ripple injection enables all-ceramic low ESR output filter capacitors and smaller PCB footprint with no external components needed.

Selectable PFM mode optimizes light load efficiency while forced PWM mode maintains constant frequency for lower harmonic noise.

The device features multiple protection functions such as V_{CC} under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The EP6069 is available in a 5mm×5mm QFN-28L package and is rated over a -40°C to +85°C ambient temperature range.

Efficiency chart






1 Contents

1	COI	NTENTS	2				
2	OR	DERING INFORMATION	3				
	2.1	PIN DESCRIPTIONS	3				
3	SPE	ECIFICATIONS	4				
	3.1 3.2 3.3	Absolute Maximum Ratings Recommended Operating Conditions Electrical Characteristics	4				
4	FUI	NCTIONAL BLOCK DIAGRAM	6				
5	TYP	PICAL PERFORMANCE CHARACTERISTICS	7				
6	TYP	PICAL CHARACTERISTICS	8				
 6 TYPICAL CHARACTERISTICS							
	7.1 7.2 7.3 7.4 7.5 7.6 7.7	ENABLE AND SOFT START CONSTANT-ON-TIME PWM CONTROL WITH INPUT FEED-FORWARD TRUE CURRENT MODE CONTROL CURRENT-LIMIT PROTECTION OUTPUT VOLTAGE UNDER-VOLTAGE PROTECTION OUTPUT VOLTAGE OVER-VOLTAGE PROTECTION POWER GOOD OUTPUT	9 				
8	APF	PLICATION INFORMATION	13				
	8.1 8.2 8.3	INPUT CAPACITOR INDUCTOR OUTPUT CAPACITOR	14				
9	THE	ERMAL MANAGEMENT AND LAYOUT CONSIDERATION	16				
	9.1	LAYOUT CONSIDERATIONS	17				
10) PAG	CKAGE DIMENSIONS, QFN5X5-28L, EP3_S	18				
11	L TAF	PE AND REEL DIMENSIONS, QFN5X5-28L, EP3_S	19				
12	DA	TASHEET NOTICE AND LEGAL DISCLAIMER	21				



2 Ordering Information

Part Number ⁽¹⁾	Description	Package	Carrier
EP6069	Single Output 24V / 30A Synchronous Buck Regulator	28-Pin 5mm x 5mm QFN	Tape and Reel



28-Pin 5 mm x 5 mm QFN (Top View)

2.1 Pin Descriptions

Pin Number	Pin Name.	Description
1	SS	Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.
2	PGOOD	Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 15% lower than the nominal regulation voltage or 20% higher than the nominal regulation voltage. PGOOD is pulled low during soft-start and shut down.
3	EN	Enable Input. The EP6069 is enabled when EN is pulled high. The device shuts down when EN is pulled low.



4	PFM	PFM Selection Input. Connect PFM pin to VCC for forced PWM operation. Connect PFM pin to ground for PFM operation to improve light load efficiency.
5	AGND	Analog Ground.
6	FB	Feedback Input. Adjust the output voltage with a resistive voltage-divider between the regulator's output and AGND.
7	TON	On-Time Setting Input. Connect a resistor between VIN and TON to set the on time.
8, 9, 10	IN	Supply Input. IN is the regulator input. All IN pins must be connected together.
11, 12, 13, 22, 23, 25	PGND	Power Ground.
14, 15, 16, 17,18, 19, 20, 21	LX	Switching Node.
24, 28	NC	
26	BST	Bootstrap Capacitor Connection. The EP6069 includes an internal bootstrap diode. Connect an external capacitor between BST and LX as shown in the typical Application diagram.
27	VCC	Supply Input for analog functions. Bypass VCC to AGND with a 4.7μ F $^{10}\mu$ F ceramic capacitor. Place the capacitor close to VCC pin.

3 Specifications

3.1 Absolute Maximum Ratings

Parameter	Rating
IN, TON to AGND	-0.3V to 26V
LX to AGND ⁽²⁾	-0.3V to 26V
BST to AGND	-0.3V to 32V
SS, PGOOD, FB, EN, VCC, PFM to AGND	-0.3V to 6V
PGND to AGND	-0.3V to +0.3V
Junction Temperature (T _J)	+150°C
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating ⁽¹⁾	2kV

Note:

1. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5 k Ω in series with 100 pF.

2. LX to PGND Transient (t<20ns)----- 7V to V_{IN} + 7V.

3.2 Recommended Operating Conditions

Parameter	Rating
Supply Voltage (V _{IN})	4.5V to 24V
Output Voltage Range	0.6V to 0.85*V _{IN}
Ambient Temperature (T _A)	-40°C to +85°C
Package Thermal Resistance(θ _{JA})	20°C/W



3.3 Electrical Characteristics


 $T_A = 25^{\circ}$ C, $V_{IN} = 12$ V, $V_{CC} = 5$ V, EN = 5V, unless otherwise specified.

Specifications in BOLD indicate a temperature range of -40°C to +85°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Input Supply						
V _{IN}	IN Supply Voltage		4.5		24	V
V _{UVLO}	Under-Voltage Lockout Threshold	V _{cc} rising V _{cc} falling		4.2 3.9		V
l _q	Quiescent Supply Current of VCC	I _{OUT} = 0A, V _{EN} > 2V, PFM mode		150		μA
I _{OFF}	Shutdown Supply Current	V _{EN} = 0V		1	20	μA
V _{REF}	Reference Voltage	$T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to 85°C	594 591	600 600	606 609	mV
I _{FB}	FB Input Bias Current				200	nA
Enable		•	•		•	
V _{EN}	EN Input Threshold	Off threshold On threshold	1.6		0.5	V
V _{EN_HYS}	EN Input Hysteresis			100		mV
PFM Control						
V _{PFM}	PFM Input Threshold	PFM Mode threshold Force PWM threshold	2.5		0.5	V
V _{PFM_HYS}	PFM Input Hysteresis			100		mV
Modulator						
T _{on}	On Time	$R_{TON} = 100 k\Omega, V_{IN} = 12 V$		200		ns
T _{ON-MIN}	Minimum On Time			80		ns
T _{ON-MAX}	Maximum On Time			2.6		μs
	Minimum Off Time			300		ns
Soft-Start						
I _{SS-OUT}	SS Source Current	V _{ss} = 0V C _{ss} = 0.001µF to 0.1µF	7	11	15	μA
Power Good Sig	nal					4
V _{PG_LOW}	PGOOD Low Voltage	I _{OL} = 1mA			0.5	V
PG_LOW	PGOOD Leakage Current				±1	μA
V _{PGH}	PGOOD Threshold (Low Level to High Level)	FB rising		90		%
V _{PGL}	PGOOD Threshold (High Level to Low Level)	FB rising FB falling		120 85		%
	PGOOD Threshold Hysteresis			5		%
Under Voltage ar	nd Over Voltage Protection	•				
V _{PL}	Under Voltage Threshold	FB falling		70		%
T _{PL}	Under Voltage Delay Time			32		μs
V _{PH}	Over Voltage Threshold	FB rising		120		%
Power Stage Out	•					<u> </u>
R _{DS(ON)}	High-Side NFET On-Resistance	V _{IN} = 12V, V _{CC} = 5V		3		mΩ
D5(UN)	High-Side NFET Leakage	$V_{\rm EN} = 0V, V_{\rm LX} = 0V$			10	μΑ
R _{DS(ON)}	Low-Side NFET On-Resistance	$V_{LX} = 12V, V_{CC} = 5V$		0.9		mΩ
DS(ON)	Low-Side NFET Leakage	$V_{\rm EN} = 0V$		0.3	10	μΑ
Over-current and	I Thermal Protection	EN C		1	10	<u>۱</u> ۳٬۲
		V _{cc} = 5V	45			•
ILIM	Current Limit	$V_{CC} = 5V$ T ₁ rising	45	/ - -		A
	Thermal Shutdown Threshold	T _J falling		150 125		°C




4 Functional Block Diagram





5 Typical Performance Characteristics


Circuit of Typical Application. $T_A = 25$ °C, $V_{IN} = 12V$, $V_{OUT} = 1V$, $F_{SW} = 500$ kHz unless otherwise specified.






6 Typical Characteristics

Circuit of Typical Application. T_A = 25°C, V_{IN} = 12V, V_{OUT} = 1V, F_{SW} = 400kHz unless otherwise specified.







7 Functional Description & Operation

The EP6069 is a high-efficiency, easy-to-use, synchronous buck regulator. The regulator is capable of supplying 30A of continuous output current with an output voltage adjustable down to 0.6V. The programmable on-time from 80ns to 2.6µs enables optimizing the configuration for PCB area and efficiency.

The input voltage of EP6069 can be as low as 4.5V. The highest input voltage of EP6069 can be 24V. Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulator can be stable with ceramics output capacitor. The switching frequency can be externally programmed. Protection features include V_{CC} under-voltage lockout, current limit, output over voltage and under voltage protection, short-circuit protection, and thermal shutdown.

The EP6069 is available in 28-pin 5mm×5mm QFN package.

7.1 Enable and Soft Start

The EP6069 has external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulate voltage. A soft start process begins when V_{CC} rises to 4.5V and voltage on EN pin is HIGH. An internal current source charges the external soft-start capacitor; the FB voltage follows the voltage of soft-start pin (V_{SS}) when it is lower than 0.6V. When V_{SS} is higher than 0.6V, the FB voltage is regulated by internal precise band-gap voltage (0.6V). When V_{SS} is higher than 3.3V, the PGOOD signal is high. The soft-start time for PGOOD can be calculated by the following formula:

 $T_{SS}(\mu s) = 330 \times C_{SS}(nF)$

If C_{SS} is 1nF, the soft start time will be 330 μ s; if C_{SS} is 10nF, the soft start time will be 3.3ms.




Figure 1. Soft Start Sequence

7.2 Constant-On-Time PWM Control with Input Feed-Forward

The control algorithm of EP6069 is constant-on time PWM control with input feed-forward.



The simplified control schematic is shown in Figure 2.




Figure 2. Simplified Control Schematic of EP6069

The high-side switch on-time is determined solely by a one-shot whose pulse width can be programmed by one external resistor and is inversely proportional to input voltage (IN). The one-shot is triggered when the internal 0.6V is higher than the combined information of FB voltage and the AC current information of inductor, which is processed and obtained through the sensed lower-side MOSFET current once it turns on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other V² constant-on time control schemes.


The constant-on-time PWM control architecture is a pseudo-fixed frequency with input voltage feed-forward. The internal circuit of EP6069 sets the on-time of high-side switch inversely proportional to the IN.

$$T_{ON} \propto \frac{R_{TON}(\Omega)}{V_{IN}(V)} \tag{1}$$

To achieve the flux balance of inductor, the buck converter has the equation:

$$F_{SW} = \frac{V_{OUT}}{V_{IN} \times T_{ON}} \tag{2}$$

Once the product of $V_{IN} \times T_{ON}$ is constant, the switching frequency keeps constant and is independent with input voltage. An external resistor between the IN and TON pin sets the switching on-time according to the following curves:








Figure 3. T_{ON} vs. R_{TON} Curves

A further simplified equation will be:

$$F_{SW}(kHz) = \frac{V_{OUT}(V)}{V_{IN}(V) \times T_{ON}(ns)} \times 10^{6}$$
(3)

If V_{OUT} is 1.05V, V_{IN} is 19V, and set F_{SW}=500kHz. According to eq. (3), T_{ON}=110nS is needed. Finally, use the T_{ON} to R_{TON} curve, we can find out R_{TON} is 82kΩ.

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

7.3 True Current Mode Control

The Constant-on-time (COT) control scheme uses a patented current-injection technique to provide stable performance using an all-ceramic output capacitors. The constant-on-time control scheme is intrinsically unstable if output capacitor's ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor.

The EP6069 senses the low-side MOSFET current and processes it into DC current and AC current information using the proprietary technique. The AC current information is decoded and added on the FB pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor's ESR. Thus, the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

7.4 Current-Limit Protection

The EP6069 has the current-limit protection by using R_{DS(ON)} of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off-time (300ns typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current in the low-side MOSFET reduces below the current limit.

After 64 switching cycles, the EP6069 considers this is a true failed condition and thus turns-off both high- side and low-side MOSFET and latches off. Only when triggered, the enable can restart the EP6069 again.

7.5 Output Voltage Under-Voltage Protection

If the output voltage is lower than 70% by over-current or short circuit, the EP6069 will wait for 32µs (typical) and turns-off both high-side and low-side MOSFETs and latches off. Only when triggered, the enable can restart the EP6069 again.



7.6 Output Voltage Over-Voltage Protection

The threshold of OVP is set 20% higher than 0.6V. When the V_{FB} voltage exceeds the OVP threshold, high-side MOSFET is turned-off and low-side MOSFET is turned- on 1µs, then latch-off.

7.7 Power Good Output

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 15% below than the nominal regulation voltage for, the PGOOD is pulled low. When the output voltage is 20% higher than the nominal regulation voltage, the PGOOD is also pull low.

When combined with the under-voltage-protection circuit, this current-limit method is effective in almost every circumstance.



8 Application Information

The basic EP6069 application circuit is shown in Typical Application section. Component selection is explained below.

8.1 Input Capacitor

The input capacitor must be connected to the IN pins and PGND pin of the EP6069 to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually 4.7μ F, should be connected to the V_{CC} pin and AGND pin for stable operation of the EP6069. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times (1 - \frac{V_O}{V_{IN}}) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN_RMS} = I_O \times \sqrt{\frac{V_O}{V_{IN}} \left(1 - \frac{V_O}{V_{IN}}\right)}$$

if let m equal the conversion ratio:

$$\frac{V_O}{V_{IN}} = m$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 4. It can be seen that when V_0 is half of V_{IN} , C_{IN} is under the worst current stress. The worst current stress on C_{IN} is 0.5 x I_0 .




Figure 4. I_{CIN} vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I_{CIN-RMS} at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better



temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of lifetime. Further de-rating may be necessary for practical design requirement.

8.2 Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

$$\Delta I_L = \frac{V_O}{f \times L} \times (1 - \frac{V_O}{V_{IN}})$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires a larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 30% to 50% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on the inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shapes and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise, but they do cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

8.3 Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_O = \Delta I_L \times (ESR_{CO} + \frac{1}{8 \times f \times C_O})$$

where, C₀ is output capacitor value, and ESR_{C0} is the Equivalent Series Resistor of output capacitor.

When a low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_O = \Delta I_L \times \frac{1}{8 \times f \times C_O}$$



If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_O = \Delta I_L \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak-topeak inductor ripple current. It can be calculated by:

$$I_{CO_RMS} = \frac{\Delta I_I}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, the output capacitor could be overstressed.



9 Thermal Management and Layout Consideration

In the EP6069 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors to the VIN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then returns to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from the inductor to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side switch is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect the input capacitor, output capacitor and PGND pin of the EP6069.

In the EP6069 buck regulator circuit, the major power dissipating components are the EP6069 and output inductor. The total power dissipation of the converter circuit can be measured by input power minus output power.

$$P_{total_loss} = V_{IN} \times I_{IN} - V_O \times I_O$$

The power dissipation of inductor can be approximately calculated by output current and DCR of inductor and output current.

$$P_{inductor_loss} = I_O^2 \times R_{inductor} \times 1.1$$

The actual junction temperature can be calculated with power dissipation in the EP6069 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total_loss} - P_{inductor_loss}) \times \Theta_{JA} + T_{A}$$

The maximum junction temperature of EP6069 is 150°C, which limits the maximum load current capability.


The thermal performance of the EP6069 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.



9.1 Layout Considerations


Several layout tips are listed below for the best electric and thermal performance.


- 1. The LX pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connect a large copper plane to LX pin to help thermal dissipation.
- 2. The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connect a large copper plane to IN pins to help thermal dissipation.
- 3. Input capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.
- 4. Decoupling capacitor CV_{CC} should be connected to V_{CC} and AGND as close as possible.
- 5. Voltage divider R1 and R2 should be placed as close as possible to FB and AGND.
- 6. R_{TON} should be connected as close as possible to Pin 7 (TON pin).
- 7. A ground plane is preferred; Pin 22, 23, 25 (PGND) must be connected to the ground plane through via.
- 8. Keep sensitive signal traces such as feedback trace far away from the LX pins.
- 9. Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.






10 Package Dimensions, QFN5x5-28L, EP3_S








<u>BOTTOM VIEW</u>

TOP VIEW





SYMBOLS	DIMENSION	IS IN MILLIN	ETERS	DIMEI	VSIONS IN IN	NCHES
	MIN	NOM	MAX	MIN	NOM	MAX
А	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00		0.05	0.000		0.002
A2		0.20REF			0.008RE	F
D	4.90	5.00	5.10	0.193	0.197	0.201
D1	3.35	3.45	3.55	0.132	0.136	0.140
D2	1.16	1.26	1.36	0.046	0.050	0.054
D3	1.36	1.46	1.56	0.054	0.057	0.061
D4	0.25	0.35	0.45	0.010	0.014	0.018
D5	1.69	1.79	1.89	0.067	0.070	0.074
D6	0.20	0.30	0.40	0.008	0.012	0.016
Е	4.90	5.00	5.10	0.193	0.197	0.201
E1	3.53	3.63	3.73	0.139	0.143	0.147
E2	2.21	2.31	2.41	0.087	0.091	0.095
E3	1.44	1.54	1.64	0.057	0.061	0.065
E4	0.40	0.50	0.60	0.016	0.020	0.024
L	0.35	0.40	0.45	0.014	0.016	0.018
L1	0.35	0.40	0.45	0.014	0.016	0.018
L2	3.70	3.75	3.80	0.146	0.148	0.150
L3	0.35	0.40	0.45	0.014	0.016	0.018
L4	0.35	0.40	0.45	0.014	0.016	0.018
L5	0.30	0.35	0.40	0.012	0.014	0.016
L6	0.35	0.40	0.45	0.014	0.016	0.018
L7	0.30	0.35	0.40	0.012	0.014	0.016
L8	0.22	0.27	0.32	0.009	0.011	0.013
b	0.20	0.25	0.30	0.008	0.010	0.012
е		0.50R E F			0.020R E	F

NOTE


CONTROLLING DIMENSION IS MILLIMETER.


CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.



11 Tape and Reel Dimensions, QFN5x5-28L, EP3_S









UNIT: MM

PACKAGE	A0	BO	K0	DO	D1	E	E1	E2	P0	P1	P2	Т
QFN5x5 (12 mm)	5.25 ±0.10	5.25 ±0.10	1.10 ±0.10	1.50 MIN.	1.50 +0.1 -0.0	12.0 ±0.3	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.30 ±0.05

QFN5x5 Reel



UNIT: MM





12 Datasheet Notice and Legal Disclaimer

Empower Semiconductor 2700 Zanker Road, Suite 168 San Jose, CA 95134

© 2022 Empower Semiconductor, Inc. All rights reserved.

Empower products are sold by description only. Empower Semiconductor, Inc. reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Empower is believed to be accurate and reliable. However, no responsibility is assumed by Empower or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Empower or its subsidiaries. For information regarding Empower Semiconductor, Inc. and its products, visit www.empowersemi.com